Dynamical Synthesized Execution Resources (DySER) Deisgn Specification

dc.contributor.advisorHu, Yu Hen
dc.contributor.authorHo, Chenhan
dc.date.accessioned2011-02-09T21:26:37Z
dc.date.available2011-02-09T21:26:37Z
dc.date.issued2010-12-15
dc.description.abstractBecause of the limitations of the fabrication technology, many specialized hardwares are purposed for energy efficiency and performance. Unlike the traditional Von Neumann machine, the specialized hardwares focus on the integration of large scope execution, which often requires the cooperation of software and microarchitecture support to work. Unlike the specialized nature of previous work, we developed a generalized in-core hardware, Dynamical Synthesized Execution Resources, to broaden the intuition of specialized hardware. In this work, we define the microarchitecture of the DySER.We also discuss the interface to integrate the DySER into a basic in-order SPARC-like pipeline or a out-of-order Intel Nehalem-like pipeline. In addition, we describe some corner cases which would become problematic in the Dynamic Synthesis Execution (DySE) model.en
dc.identifier.urihttp://digital.library.wisc.edu/1793/48288
dc.titleDynamical Synthesized Execution Resources (DySER) Deisgn Specificationen
dc.typeProject Reporten
thesis.degree.disciplineElectrical Engineeringen
thesis.degree.levelMSen

Files

Original bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
chenhan_ho_report.pdf
Size:
807.82 KB
Format:
Adobe Portable Document Format
Description:
Ho MS Project Report Fall 2010

License bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
license.txt
Size:
2.04 KB
Format:
Item-specific license agreed upon to submission
Description: